246 lines
17 KiB
Plaintext
246 lines
17 KiB
Plaintext
Release 14.7 Map P.20131013 (lin64)
|
|
Xilinx Mapping Report File for Design 'SpecialCasesCheck'
|
|
|
|
Design Information
|
|
------------------
|
|
Command Line : map -intstyle ise -p xa6slx4-csg225-3 -w -logic_opt off -ol
|
|
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
|
|
-pr off -lc off -power off -o SpecialCasesCheck_map.ncd SpecialCasesCheck.ngd
|
|
SpecialCasesCheck.pcf
|
|
Target Device : xa6slx4
|
|
Target Package : csg225
|
|
Target Speed : -3
|
|
Mapper Version : aspartan6 -- $Revision: 1.55 $
|
|
Mapped Date : Sat Aug 24 12:14:20 2019
|
|
|
|
Design Summary
|
|
--------------
|
|
Number of errors: 0
|
|
Number of warnings: 0
|
|
Slice Logic Utilization:
|
|
Number of Slice Registers: 0 out of 4,800 0%
|
|
Number of Slice LUTs: 26 out of 2,400 1%
|
|
Number used as logic: 26 out of 2,400 1%
|
|
Number using O6 output only: 25
|
|
Number using O5 output only: 0
|
|
Number using O5 and O6: 1
|
|
Number used as ROM: 0
|
|
Number used as Memory: 0 out of 1,200 0%
|
|
|
|
Slice Logic Distribution:
|
|
Number of occupied Slices: 10 out of 600 1%
|
|
Number of MUXCYs used: 12 out of 1,200 1%
|
|
Number of LUT Flip Flop pairs used: 26
|
|
Number with an unused Flip Flop: 26 out of 26 100%
|
|
Number with an unused LUT: 0 out of 26 0%
|
|
Number of fully used LUT-FF pairs: 0 out of 26 0%
|
|
Number of slice register sites lost
|
|
to control set restrictions: 0 out of 4,800 0%
|
|
|
|
A LUT Flip Flop pair for this architecture represents one LUT paired with
|
|
one Flip Flop within a slice. A control set is a unique combination of
|
|
clock, reset, set, and enable signals for a registered element.
|
|
The Slice Logic Distribution report is not meaningful if the design is
|
|
over-mapped for a non-slice resource or if Placement fails.
|
|
|
|
IO Utilization:
|
|
Number of bonded IOBs: 66 out of 132 50%
|
|
|
|
Specific Feature Utilization:
|
|
Number of RAMB16BWERs: 0 out of 12 0%
|
|
Number of RAMB8BWERs: 0 out of 24 0%
|
|
Number of BUFIO2/BUFIO2_2CLKs: 0 out of 32 0%
|
|
Number of BUFIO2FB/BUFIO2FB_2CLKs: 0 out of 32 0%
|
|
Number of BUFG/BUFGMUXs: 0 out of 16 0%
|
|
Number of DCM/DCM_CLKGENs: 0 out of 4 0%
|
|
Number of ILOGIC2/ISERDES2s: 0 out of 200 0%
|
|
Number of IODELAY2/IODRP2/IODRP2_MCBs: 0 out of 200 0%
|
|
Number of OLOGIC2/OSERDES2s: 0 out of 200 0%
|
|
Number of BSCANs: 0 out of 4 0%
|
|
Number of BUFHs: 0 out of 128 0%
|
|
Number of BUFPLLs: 0 out of 8 0%
|
|
Number of BUFPLL_MCBs: 0 out of 4 0%
|
|
Number of DSP48A1s: 0 out of 8 0%
|
|
Number of ICAPs: 0 out of 1 0%
|
|
Number of PCILOGICSEs: 0 out of 2 0%
|
|
Number of PLL_ADVs: 0 out of 2 0%
|
|
Number of PMVs: 0 out of 1 0%
|
|
Number of STARTUPs: 0 out of 1 0%
|
|
Number of SUSPEND_SYNCs: 0 out of 1 0%
|
|
|
|
Average Fanout of Non-Clock Nets: 1.78
|
|
|
|
Peak Memory Usage: 734 MB
|
|
Total REAL time to MAP completion: 5 secs
|
|
Total CPU time to MAP completion: 5 secs
|
|
|
|
Table of Contents
|
|
-----------------
|
|
Section 1 - Errors
|
|
Section 2 - Warnings
|
|
Section 3 - Informational
|
|
Section 4 - Removed Logic Summary
|
|
Section 5 - Removed Logic
|
|
Section 6 - IOB Properties
|
|
Section 7 - RPMs
|
|
Section 8 - Guide Report
|
|
Section 9 - Area Group and Partition Summary
|
|
Section 10 - Timing Report
|
|
Section 11 - Configuration String Information
|
|
Section 12 - Control Set Information
|
|
Section 13 - Utilization by Hierarchy
|
|
|
|
Section 1 - Errors
|
|
------------------
|
|
|
|
Section 2 - Warnings
|
|
--------------------
|
|
|
|
Section 3 - Informational
|
|
-------------------------
|
|
INFO:LIT:244 - All of the single ended outputs in this design are using slew
|
|
rate limited output drivers. The delay on speed critical single ended outputs
|
|
can be dramatically reduced by designating them as fast outputs.
|
|
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
|
|
-40.000 to 100.000 Celsius)
|
|
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
|
|
1.260 Volts)
|
|
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
|
|
(.mrp).
|
|
INFO:Pack:1650 - Map created a placed design.
|
|
|
|
Section 4 - Removed Logic Summary
|
|
---------------------------------
|
|
2 block(s) optimized away
|
|
|
|
Section 5 - Removed Logic
|
|
-------------------------
|
|
|
|
Optimized Block(s):
|
|
TYPE BLOCK
|
|
GND XST_GND
|
|
VCC XST_VCC
|
|
|
|
Section 6 - IOB Properties
|
|
--------------------------
|
|
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
| IOB Name | Type | Direction | IO Standard | Diff | Drive | Slew | Reg (s) | Resistor | IOB |
|
|
| | | | | Term | Strength | Rate | | | Delay |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
| X<0> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<1> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<2> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<3> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<4> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<5> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<6> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<7> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<8> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<9> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<10> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<11> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<12> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<13> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<14> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<15> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<16> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<17> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<18> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<19> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<20> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<21> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<22> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<23> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<24> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<25> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<26> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<27> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<28> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<29> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<30> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| X<31> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<0> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<1> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<2> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<3> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<4> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<5> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<6> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<7> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<8> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<9> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<10> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<11> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<12> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<13> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<14> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<15> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<16> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<17> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<18> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<19> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<20> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<21> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<22> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<23> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<24> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<25> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<26> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<27> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<28> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<29> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<30> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| Y<31> | IOB | INPUT | LVCMOS25 | | | | | | |
|
|
| isNaN | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
|
| isZero | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
|
|
Section 7 - RPMs
|
|
----------------
|
|
|
|
Section 8 - Guide Report
|
|
------------------------
|
|
Guide not run on this design.
|
|
|
|
Section 9 - Area Group and Partition Summary
|
|
--------------------------------------------
|
|
|
|
Partition Implementation Status
|
|
-------------------------------
|
|
|
|
No Partitions were found in this design.
|
|
|
|
-------------------------------
|
|
|
|
Area Group Information
|
|
----------------------
|
|
|
|
No area groups were found in this design.
|
|
|
|
----------------------
|
|
|
|
Section 10 - Timing Report
|
|
--------------------------
|
|
A logic-level (pre-route) timing report can be generated by using Xilinx static
|
|
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
|
|
mapped NCD and PCF files. Please note that this timing report will be generated
|
|
using estimated delay information. For accurate numbers, please generate a
|
|
timing report with the post Place and Route NCD file.
|
|
|
|
For more information about the Timing Analyzer, consult the Xilinx Timing
|
|
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
|
|
Command Line Tools User Guide "TRACE" chapter.
|
|
|
|
Section 11 - Configuration String Details
|
|
-----------------------------------------
|
|
Use the "-detail" map option to print out Configuration Strings
|
|
|
|
Section 12 - Control Set Information
|
|
------------------------------------
|
|
Use the "-detail" map option to print out Control Set Information.
|
|
|
|
Section 13 - Utilization by Hierarchy
|
|
-------------------------------------
|
|
Use the "-detail" map option to print out the Utilization by Hierarchy section.
|