Files
IEEE754Adder/isim/SpecialCasesCheck_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg

29 lines
8.4 KiB
Plaintext
Raw Normal View History

2019-08-28 21:50:05 +02:00
<EFBFBD> <0A><>V3a]<5D><><EFBFBD><EFBFBD><EFBFBD>D<00><00> (( <00>!X<00>  6B#<00> "<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>X b<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00> <00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>!<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>F@<40>T<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>X<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>"<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>#<00><00><><EFBFBD><EFBFBD>$<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>%<00><00><><EFBFBD><EFBFBD>)&<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>='<00><00><><EFBFBD><EFBFBD>M(<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>b) <00><00><><EFBFBD><EFBFBD>s*
<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>+ <00><00><><EFBFBD><EFBFBD><00> <00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>L<00><00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><07><><EFBFBD><00><00>5 <07><><EFBFBD><00><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>%%%<00><00><00>>  <00><00><00>t  @GQN
 y<00><00>a%  <00><00>AK
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>   <00><00>AL
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>!!! <00><00>AM
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>### <05><><EFBFBD><00>A[
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <05><><EFBFBD><00>A\
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <05><><EFBFBD>A]
<00><><EFBFBD><EFBFBD>, <05><>A^
<00><><EFBFBD><EFBFBD>- <05><>+/A_
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>((( <05><>9=A`
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>))) <05><>GKAn
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <05><>UYAo
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <05><>cnAp
<00><><EFBFBD><EFBFBD>. <05><>~<00>Aq
<00><><EFBFBD><EFBFBD>/ <05><><EFBFBD><00>Ar
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>((( <05><><EFBFBD><00>As
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>)))<07><><EFBFBD><00><00><00>0 "<00><05><><EFBFBD>A<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><05><> A<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><05><>A<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><05><>'+A<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><05><>59A<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>!!!<00><05><>CGA<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>&&& QU<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> `m<00>
<00><><EFBFBD><EFBFBD>5<00>6  <00>8  <00>:<00><><EFBFBD><EFBFBD> <00><<00><><EFBFBD><EFBFBD> <07><> ,<00><07><>]-
<00><07><>g. <00><07><>p/<00><07><>z0<07><><EFBFBD>16<07><><EFBFBD>2M<07><><EFBFBD>3d<00><>P<01>? <00><>P<01>A <00><>P<01>C<00><><EFBFBD><EFBFBD> <00><>P<01>E<00><><EFBFBD><EFBFBD> <00><>P<01>F<00><><EFBFBD><EFBFBD> <00><>P<01>G<00><><EFBFBD><EFBFBD> <00><>P<01>H<00><><EFBFBD><EFBFBD> <00><>P<01>I<00><><EFBFBD><EFBFBD> <00><>P<01>J <00><><EFBFBD><EFBFBD> <00>Ru! <00>Rw" <00>R y#<00><><EFBFBD><EFBFBD> <00>R{$<00><><EFBFBD><EFBFBD> <00>R|%<00><><EFBFBD><EFBFBD> <00>R}& <00>R!~' <00>R&(<00><><EFBFBD><EFBFBD> <00>R5<00>)<00><><EFBFBD><EFBFBD> <00>RQ_O* <00>RQaQ+<00><><EFBFBD><EFBFBD> <00>RQeS,<00><><EFBFBD><EFBFBD> <00>RQiU-  <00>RQoV.  <00>RQuW/<00><><EFBFBD><EFBFBD> <00>RQwX0<00><><EFBFBD><EFBFBD> <00>R<01>b1 <00>R<01>d2<00><><EFBFBD><EFBFBD> <00>R<01>f3<00><><EFBFBD><EFBFBD> <00>R<01>h4  <00>R<01>i5  <00>R<01>j6<00><><EFBFBD><EFBFBD> <00>R<01>k7<00><><EFBFBD><EFBFBD> @
Y 8<00><><EFBFBD><EFBFBD> @%Z 9<00><><EFBFBD><EFBFBD> pJ[xl:<00><><EFBFBD><EFBFBD> pJ[<01>m;<00><><EFBFBD><EFBFBD> <00><00>< <00><00>=! <00><00>><00><><EFBFBD><EFBFBD> <00><00>?"  ?<00><00>@<00><><EFBFBD><EFBFBD><07><>x<00>A<00><><EFBFBD><EFBFBD>   %%%%#' ) + <07><> <07><> <07><> <07><> <07><> <07><>  <05><> <05><> <05><> <05><> <05><> <05><> <05><> <05><> <05><> <05><> <05><> <05><> <05><> <00>x[ <00>x[ [ [ [[<00><>O \<04><>\<04><><00><>O <00><>O<00><>O 
 2o<00><00><00>/home/Luca/ISE/IEEE754Adder/SpecialCasesCheck.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/Luca/ISE/IEEE754Adder/NaNCheck.vhd/home/Luca/ISE/IEEE754Adder/TypeCheck.vhd/home/Luca/ISE/IEEE754Adder/ZeroCheck.vhd/home/Luca/ISE/IEEE754Adder/EqualCheck.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topspecialcasescheckspecialcasescheckspecialcasescheckarchxyisnaniszerostd_logic_1164std_logic_1164resolution_table/build/xfndry10/P.20131013/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01NCNaNCheckNaNCheckArchxyisnanxnanxinfxsignynanyinfysignZCZeroCheckZeroCheckArchxyiszeroxsignysignxabsyabsissameabsvalueissamesignxCheckTypeCheckTypeCheckArchnnaninfg_bust_busgtyCheckTypeCheckTypeCheckArchnnaninfg_bust_busgt:32NaNCheck:33NaNCheck:35NaNCheck:17TypeCheck:18TypeCheck:G_computeTypeCheckg_tmp:T_computeTypeCheckt_tmp:40TypeCheck:41TypeCheck:17TypeCheck:18TypeCheck:G_computeTypeCheckg_tmp:T_computeTypeCheckt_tmp:40TypeCheck:41TypeCheckAbsCheckEqualCheckEqualCheckArchxyisequalcompvecbitcountinteger:28ZeroCheck:29ZeroCheck:30ZeroCheck:31ZeroCheck:33ZeroCheck:38ZeroCheck:15EqualCheck:res_computeEqualCheckres_tmp