IEEE754Adder/isim/AdderTest_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg

<EFBFBD>
<0A><><EFBFBD>]a]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00>@@@@<00>4<00><00><00><00><00>P`


%4<00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>


<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
"
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>2
 7
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>G
!M
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
<00>Z%<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>

<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>a
"
G
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>q
#
G

<00><><EFBFBD><EFBFBD>}
$G
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
%G

<00><><EFBFBD><EFBFBD><00>
&
G
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
'
G

<00><><EFBFBD><EFBFBD><00>
(
G
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
)
	G

<00><><EFBFBD><EFBFBD><00>
*

G
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
+
G

<00><><EFBFBD><EFBFBD><00>
<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD>g
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>l<00><><EFBFBD><EFBFBD>:L<>a*<00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>5<EFBFBD>^#-5&&#<00>5<EFBFBD>^<5E><00><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>
%
%
%?CI@

F <00><00><00>=

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>OOO <00><00><00>>

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>WWW <00><00><00>?

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>XXX04<30>^<5E><00><00>P
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>04<30>^<5E><00><00>Q
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>04<30>^<5E><00>R
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>04<30>^<00>S
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>04<30>^ $<00>T
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>!!!04<30>^*.<00>U
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>"""66

687


7:8
<00><><EFBFBD><EFBFBD>8C9

;J:
<00><><EFBFBD><EFBFBD><T;
<00><><EFBFBD><EFBFBD>?<00>5<EFBFBD>^Z<
<00><><EFBFBD><EFBFBD>A <00>,	<00> <00>-<00> <00>.
<00> /<00> 0

 1
6 '2
M 33
d<00>N!\A

<00>N!^C

<00>N!`E<00><><EFBFBD><EFBFBD>
	<00>N!iG

<00>N!pI<00><><EFBFBD><EFBFBD><00>N!zK 
<00>N!<02>L!
<00>N!<02>M"
<00>N!<02>N#
#<00>O$<00><><EFBFBD><EFBFBD>
  









%
%
%
%
#
'
	)
+
















<00>5<EFBFBD>^	<00>5<EFBFBD>^	<00>5<EFBFBD>^	<00>5<EFBFBD>^	<00>5<EFBFBD>^	<00>5<EFBFBD>^	
<00>3<EFBFBD>^<00>3<EFBFBD>^<00>x	<00>x	<00>x	<00>x	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00>3<EFBFBD>^	<00><> <00><> l3<6C>^l3<6C>^l3<6C>^l3<6C>^l3<6C>^










	



*g<00>
<00>@Bʚ;<10><><EFBFBD><00>Ƥ~<7E><00>]xEc
d<><64><EFBFBD><EFBFBD>
/home/Luca/ISE/IEEE754Adder/AdderTest.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/Luca/ISE/IEEE754Adder/Adder.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topaddertestaddertestbehaviorxycarry_inresultcarry_outclockclock_periodtimefspsnsusmssecminhrstd_logic_1164std_logic_1164resolution_table/build/xfndry10/P.20131013/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01uutAdderCarryLookAheadArchxycarry_inresultcarry_outgenerationpropagationcarrysum_no_carrybitcountinteger:clock_processaddertest:87addertest:88addertest:21Adder:22Adder:23Adder:carry_look_aheadAdder:33Adder:34Adder