2019-08-28 21:50:05 +02:00
|
|
|
Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/Luca/ISE/IEEE754Adder/AdderTest_isim_beh.exe -prj /home/Luca/ISE/IEEE754Adder/AdderTest_beh.prj work.AdderTest
|
2019-08-24 14:39:01 +02:00
|
|
|
ISim P.20131013 (signature 0xfbc00daa)
|
|
|
|
|
Number of CPUs detected in this system: 4
|
|
|
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 8
|
|
|
|
|
Determining compilation order of HDL files
|
2019-08-28 21:50:05 +02:00
|
|
|
Parsing VHDL file "/home/Luca/ISE/IEEE754Adder/Adder.vhd" into library work
|
|
|
|
|
Parsing VHDL file "/home/Luca/ISE/IEEE754Adder/AdderTest.vhd" into library work
|
2019-08-24 14:39:01 +02:00
|
|
|
Starting static elaboration
|
|
|
|
|
Completed static elaboration
|
2019-08-28 21:50:05 +02:00
|
|
|
Fuse Memory Usage: 94252 KB
|
|
|
|
|
Fuse CPU Usage: 950 ms
|
2019-08-24 14:39:01 +02:00
|
|
|
Compiling package standard
|
|
|
|
|
Compiling package std_logic_1164
|
2019-08-28 21:50:05 +02:00
|
|
|
Compiling architecture carrylookaheadarch of entity Adder [\Adder(8)\]
|
|
|
|
|
Compiling architecture behavior of entity addertest
|
2019-08-24 14:39:01 +02:00
|
|
|
Time Resolution for simulation is 1ps.
|
|
|
|
|
Waiting for 1 sub-compilation(s) to finish...
|
2019-08-28 21:50:05 +02:00
|
|
|
Compiled 5 VHDL Units
|
|
|
|
|
Built simulation executable /home/Luca/ISE/IEEE754Adder/AdderTest_isim_beh.exe
|
|
|
|
|
Fuse Memory Usage: 657936 KB
|
|
|
|
|
Fuse CPU Usage: 980 ms
|
|
|
|
|
GCC CPU Usage: 140 ms
|
