IEEE754Adder/OutputSelectorTest_isim_beh.wdb

<EFBFBD>I<EFBFBD><EFBFBD>@<40>9><3E>f#<23><><EFBFBD>!<21>
<00><00>:t,<00>:;<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>@<40>2222222222222 N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N2222222222222222222222222''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''22222222222222222222222222222222222222222222222222'' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N22222222222222222222222222222222222222'' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N' N''' N22222222222222222222222222222222222222''''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''''0u'''<00>######################################'0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u''0u0u#########################'0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u N' N0u######################### N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N''22222222222222222222222222222222222222'P<>'''P<>'''P<>'''P<>'''P<>'''P<>'''P<>'''P<>'''P<>'''P<>'''P<>'''P<>''''2222222222222222222222222 N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N'' N''22222222222222222222222222222222222222P<>'p
'p
'p
'p
'p
'p
'p
'p
'p
'p
'p
'222222222222 N N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N`<60> N2222222222222 N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N2222222222222222222222222 N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N0u' N N2222222222222222222222222 N'p
'p
'

<00>2	
<00>2	
<00>2	

3	
H3	
t3	
<00>3	
<00>3	
<00>3	
$4	
P4	
|4	
<00>4	
<00>4	
5	
,5	
X5	
<00>5	
<00>5	
<00>5	
6	 
46	!
`6	"
<00>6	#
<00>6	$
<00>6	%
7	&
<7	'
h7	(
<00>7	)
<00>7	*
<00>7	+
8	0
D8	1
p8	2
<00>8	3
<00>8	4
<00>8	7
 9	9
L9	:
x9	;
<00>9	?
<00>9	@
<00>9	B
(:	<00>

T:@B@<40><00>	@B N3
	@B'e<00>
	@B NL<00>	@B NL	@B0uMh	@B0u3<00>	@B0u3<00>	@B NL<00>		<10>P<>2<00>
	@B NL<00>	<00>Wp
(
	@B`<60><00>
	@B0u3	@B0u3	0p
<00>	0P<>4d	0@<40>3P	0@<40>38	00u2 	 <20>@<40>3	<00>`<60><00>	<00>p
`	 <20>`<60><00>	 <20>0u2L	 <20>0u20	 <20>0u3	<00>Wp
<00>	<00>p
p	<00>p
<00>	@B0u4X	@B NLD	@B@<40>3<00>	 <20>p
<00>	@B@<40>4	@B@<40>4<00>	@BP<><00>	@BP<>T 	@BP<><00> 	@B@<40>L!	@B@<40>4<00>!	@B@<40><00>"	@B@<40>(#	<10>p
<00>#	 <20>p
$	 <20>p
<00>$	 <20>`<60>%	 <20>p
<00>%	 <20>`<60>&	 <20>`<60>|&	 <20>`<60><00>&	 <20>p
l'	<10>p
<00>'	<10>p
`(	@B<00><00><00>(	
d,BBBBBBCCCBBBBBBBBCBBCBBBCBCCBBBBCCBBBBCCCBBBBBBBBCBBCBBBCBCCBBBBCCBB67
8!9"A:B;<00>
<00>
<0A><><EFBFBD><EFBFBD>s]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00><00><00>$$$$d<00>

t<00><00>$4
1<00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>#
'
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>3
8
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>H
 M
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>]
!c
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
<00>4j
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>


<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>w
"
]
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
#
]

<00><><EFBFBD><EFBFBD><00>
$]
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
%]

<00><><EFBFBD><EFBFBD><00>
&
]
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
'
]

<00><><EFBFBD><EFBFBD><00>
(
]
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
)
	]

<00><><EFBFBD><EFBFBD><00>
*

]
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>+
]

<00><><EFBFBD><EFBFBD><00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><00><><EFBFBD><EFBFBD>;L<>?%*<00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>/BU5<00><><EFBFBD><EFBFBD><EFBFBD><00><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>
%
%
%nr<00>>
# <00><00><00><

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>+++ <00><00><00>=

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>444 <00>H
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> "I
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>^6
<00><><EFBFBD><EFBFBD>e7

<00><><EFBFBD><EFBFBD>m8

z9

<00>:
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><EFBFBD>;
<00><><EFBFBD><EFBFBD> <00>,<00> $-
<00> ..<00> 7/<00> A0

 K1
6 V2
M b3
d<00><>p
<01>?<00><><EFBFBD><EFBFBD>
<00><>p
<01>A<00><><EFBFBD><EFBFBD>
<00><>p
<01>C

	<00><>p
<01>E

<00><>p
<01>G

  







%
%
%
%
#
'
	)
+







<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD> <00><><EFBFBD><EFBFBD> x)U
	x)U
	x)U
	x)U
	x)U
	x)U
	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	<00><><EFBFBD><EFBFBD>	`>f
 L<><4C><EFBFBD> L<><4C><EFBFBD> 










	



5r<00>
<00>@Bʚ;<10><><EFBFBD><00>Ƥ~<7E><00>]xEc
d<><64><EFBFBD><EFBFBD>
/home/ise/gianni/IEEE754Adder/OutputSelectorTest.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/ise/gianni/IEEE754Adder/OutputSelector.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topoutputselectortestoutputselectortestbehavioris_nanis_zeroieee_754_sumresultclockclock_periodtimefspsnsusmssecminhrstd_logic_1164std_logic_1164resolution_table/build/legacysi10/P.20160913/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01uutOutputSelectorOutputSelectorArchis_nanis_zeroieee_754_sumresultnan_out:clock_processoutputselectortest:test_procoutputselectortest:21OutputSelector:SELECT_PROCESSOutputSelector