IEEE754Adder/ComparatorTest_isim_beh.wdb

<EFBFBD>I<EFBFBD><EFBFBD>@<40>9><3E>f#<23><><EFBFBD>!<21>
<00><00>,<00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>'<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>2222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222@B<00>

`
<00>	
<00>@B<00><00><00>	CCCCCCCCCCCCCCCCBB6789:<00>
<00>
<0A><>8<EFBFBD>d]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00>@@@@<00>d	<00>
<00>
`
jp
 


	!
<00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>

<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>+
0
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>@
 E
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>U
![
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
po<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>



<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>o
"
U
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
#
U

<00><><EFBFBD><EFBFBD><00>
$U
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
%U

<00><><EFBFBD><EFBFBD><00>
&
U
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
'
U

<00><><EFBFBD><EFBFBD><00>
(
U
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
)
	U

<00><><EFBFBD><EFBFBD><00>
*

U
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>+
U

<00><><EFBFBD><EFBFBD><00>
<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD>p
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>u<00><><EFBFBD><EFBFBD>;Lʉ#"<00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> P"0'6E5 P"0<><00><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>
%
%
%JNY=


$ <00><00>;

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>+++ <00><00><

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>555 <00><00>I
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <00><00>J
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <00><00>K
<00><><EFBFBD><EFBFBD>N6

Q7


T8
<00><><EFBFBD><EFBFBD>]9
<00><><EFBFBD><EFBFBD> P"0c:
<00><><EFBFBD><EFBFBD> <00>,<00> -
<00> 
.<00> /<00> 0

 '1
6 22
M >3
d0<>h>

0<>k@

0<>nB<00><><EFBFBD><EFBFBD>	0<>wD
0<>|E
<00>F<00><><EFBFBD><EFBFBD>
G<00><><EFBFBD><EFBFBD>
H <00><><EFBFBD><EFBFBD>
  






%
%
%
%
#
'
	)
+











 P"0	 P"0	 P"0	 P"0	 P"0	 P"0	
,N"0xy		xy		xy		xy		xy		xy		xy		xy		,N"0	,N"0	,N"0	,N"0	@<40>@<40>@<40><00>M"0










	



1n<00>
<00>@Bʚ;<10><><EFBFBD><00>Ƥ~<7E><00>]xEc
d<><64><EFBFBD><EFBFBD>
/home/ise/gianni/IEEE754Adder/ComparatorTest.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/ise/gianni/IEEE754Adder/Comparator.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topcomparatortestcomparatortestbehaviorxtytneedswapclockclock_periodtimefspsnsusmssecminhrstd_logic_1164std_logic_1164resolution_table/build/legacysi10/P.20160913/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01uutComparatorComparatorArchxtytneedswapxgtyygtxbitcountinteger:clock_processcomparatortest:stim_proccomparatortest:17Comparator:18Comparator:needSwap_computeComparatorswk